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t57l  ABSTRACT 
A high speed common data buffer system is described 
for providing an interface and communications medium 
between a plurality of computers utilized in a distrib- 
uted computer complex forming part of a checkout, 
command and control system for space vehicles and 
associated ground support equipment. The system in- 
cludes the capability for temporarily storing data to be 
transferred between computers, for transferring a plu- 
rality of interrupts between computers, for monitoring 
and recording these transfers and for correcting errors 
U.S. PATENT DOCUMENTS incurred in these transfers. Validity checks are &e on 
each transfer and appropriate error notification is given 
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COMMON DATA BUFFER SYSTEM 
ORIGIN OF T H E  INVENTION 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used for the Government for govern- 
mental purposes without the payment of any royalties 
thereon o r  therefor. 
BACKGROUND OF THE INVENTION 
The present invention relates to a system for commu- 
nicating with computational equipment utilized in 
checkout, launch and operation of space vehicles such 
as a space shuttle, and more particularly to a system 
wherein a plurality of computers may be used for con- 
trolling, processing, feeding, and receiving information 
from throughout the system with a provision for any 
computer to interrupt the operation of any other com- 
puter. 
Heretofore, automated equipment utilized for check- 
ing out, launching, and operating a space vehicle was 
comprised of computers, displays (man-machine inter- 
faces) and end item controllers interconnected by a 
limited communications medium, thereby making si- 
multaneous parallel processing by several computers 
difficult if not impossible to implement. As a result of 
these restrictions, processing was performed serially, 
requiring considerable operating time, human interven- 
tion, and operational constraints prohibiting the check- 
out system from taking advantage of the specialized 
capabilities of certain computers. 
SUMMARY OF T H E  INVENTION 
The invention pertains to a common data buffer sys- 
tem for use in transferring information to and from 
various computer systems contained within a distrib- 
uted computer system utilized for checking out, launch- 
ing, and operating a space vehicle. 
The common data buffer system possesses the capa- 
bility for temporary storage of data, commands, mes- 
sages, and error correction information as well as the 
capability for temporarily storing, routing, and trans- 
mitting interrupt signals to and from computers con- 
nected to the common data buffer system. Additionally, 
the common data buffer system is timeshared among the 
users of the system in such a manner so as to appear to 
each user as if he were the sole user of a predesignated 
portion of the common data buffer system. 
The system includes a plurality of register files con- 
tained within buffer access cards which are capable of 
storing information coming from respective computers. 
A high speed scanner is connected to each of the regis- 
ter files. The scanner is provided for transferring the 
information stored in the register files in a predeter- 
mined sequence to and from the common data buffer 
memory. Selected portions of the common data buffer 
memory are reserved for certain computers. The ad- 
dresses of the protected areas are monitored by address 
validity logic circuits to prohibit accidental and unau- 
thorized modification and alteration of the memory by 
computers that have been excluded from that protected 
portion of the memory. 
Assuming that the address is proper, the information 
is transferred between a plurality of buffer access cards 
containing register files, and the common data buffer 
main memory. 
The transfer of the data between the main memory 
and the buffer access cards is performed by a series of 
slave and master scanners synchronized to a common 
data buffer master clock. Each slave scanner addition- 
5 ally performs a “look ahead” function to determine 
which computer serviced by it is requesting an access 
into the common data buffer system. 
A certain portion of the common data buffer main 
memory is organized as a series of “first in-first out” 
lo buffers and is utilized for the temporary storage of inter- 
rupt vectors to be transmitted to and from each at- 
tached computer. When that portion of the common 
data buffer main memory containing these “first in-first 
out” buffers (also called stacks) is addressed by an at- 
” tached CPU, certain special control logic functions are 
activated, causing successive read or  write operations 
to be sequenced into or  from successive memory loca- 
tions in the respective CPU stack. 
An error correcting code (ECC) is transmitted with 
each data and address component involved in common 
data buffer transactions. The error correcting code is 
structured so as to enable correction of errors in trans- 
actions caused by noise and failed components in the 
The main memory of the common data buffer system 
is a high speed, bit planar organized by polar memory, 
whose structure, in conjunction with the ECC, permits 
the common data buffer to operate with certain portions 
For maximum reliability, all logic subassemblies em- 
ployed in the design of this common data buffer system 
are provided with totally redundant power derived 
from independent sources. 
Accordingly, it is an important object of the present 
invention to provide a highly efficient and fast buffer 
system communicating between computer system such 
as used in checking out, launch and operations of space 
vehicles, or any other application requiring efficient 
40 intercommunication between computers in a multipro- 
cessor environment. 
Another important object of the present invention is 
to provide an error free, reliable temporary storage 
device for information used in checking out, launching, 
Still another important object of the present inven- 
tion is to provide a buffer system that is very flexible in 
that it can be readily used with many different brands 
and varieties of computers. 
These and other objects of the invention will become 
apparent upon reference to the following specification, 
attendant claims, and drawings. 
BRIEF DESCRIPTION OF T H E  DRAWINGS 
FIG. 1 is a block diagram illustrating a common data 
buffer constructed in accordance with the present in- 
vention being utilized as pert of a checkout system for a 
space shuttle. 
FIGS. 2 and 2A illustrate in block form the data flow 
path of information through the common data buffer 
system. 
FIG. 3 is a more detailed block diagram illustrating a 
stack control logic circuit forming part of the common 
2o 
25 system. 
30 of the main memory inoperative. 
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65 data buffer. 
FIG. 4 illustrates the details of a stack card. 
FIG. 5 is a more detailed illustration of a memory 
card forming part of the common data buffer system. 
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to and from the memory data bus 44 and 54. The master 
scanner 40 sequences all data to and from the memory 
by using a control ROM for performing the routing 
DESCRIPTION OF A PREFERRED 
EMBODIMENT 
Referring in more detail to FIG. 1 of the drawings, functions. Any suitable conveniional scanner could be 
there is illustrated a space shuttle generally designated 5 used for the master scanner, and one such scanner is 
by the reference character 10 which has communication manufactured by Martin Marietta, Denver. Col. After 
lines extending therefrom through a video patch circuit the address information has been stored on the memory 
12 which is an automated patch board for selectively address bus 42, a stack control logic circuit 46 checks 
coupling lines to and from the space shuttle 10. Due to the memory address stored on the address bus 42 for 
the complexity of the checkout and operation of the 10 predefined interrupt vectors. 
space shuttle it is necessary that a large amount of auto- If no interrupt vectors are found on the memory bus 
mated equipment such as computers, be used in the 42, then the data is written into or read from a memory 
checking out and operating procedure. This requires location defined by the address stored on the address 
efficient and high speed computers for providing com- bus 42 on memory cards generally designated by the 
munication throughout the system. As illustrated in 15 reference character 48. If an interrupt vector has been 
FIG. 1, two of many launch processing systems 14 in found in the address, a new stack address, generated by 
the form of consoles, as well as front end processes 16 a stack pointer card 50 is substituted for part of the 
all of which include minicomputers are used for sending original address and causes the data to be written into or 
information to and from the space vehicle. All of these read from a memory location other than that indicated 
signals are transmitted through a common data buffer 20 by the address information stored in the address bus 42. 
18. The stacked pointer cards 50 recognize a specific 
The buffer 18 is a high speed semiconductor memory address especially reserved among all of the buffer ad- 
with various logic circuits for implementing the corn- dresses for use as interrupt vector locations. Each inter- 
munication therethrough. rupt request is stored in sequential memory locations 
Referring in more detail to FIGS. 2 and 2A, there is 25 with auto address increment being provided by hard- 
illustrated a typical minicomputer 20 which is used for ware counters. As shown more specifically in FIGS. 3 
transmitting and receiving information to and from the and 4, one suitable stack pointer card is manufacture by 
space shuttle through the common data buffer 18. Nor- Martin Marietta and has a model no. of 78K00358. 
mally, each of the LPS consoles 14 and front end pro- For every computer there is a stack pointer 50 which 
cesses include a minicomputer for transmitting and 30 contains the necessary hardware and Iogic circuits for 
receiving the information. generating interrupts to another or other computers. 
Each of the minicomputers 20 communicate with the The details of the stack pointer cards 50 will be dis- 
buffer 18 through a buffer access card 22 which, in turn, cussed more fully below. 
includes differential receivers 24, differential line driv- In the memory card 48, the address data contained on 
ers 26 and a register file 28. The information coming 35 bus 42 and modifier bus 52 are error checked and com- 
from the minicomputer 20 or  being returned thereto is bined and used to write into or read from one of sixty- 
first fed to the differential receiver 24 for being stored in four thousand memory locations provided in the mem- 
the register file 28. The return path from the register file ory cards 48. A read operation for the memory card is 
is through the differential drivers 26 to the minicom- similar to a write operation, except that instead of writ- 
puter 20. 40 ing data from bus 44 into memory card 48, the data 
Once the information is stored in the register file 28, information from memory card 48 is placed on the read 
it is then under control of a buffer access card scanner data bus 54 and routed back through the multiplexer 38 
30 (slave scanner) for reading out the stored information by the master scanner 40 to the backplane bus 32 
in the register file 20 at the appropriate time and allow- through the back card 22 to the computer under the 
ing the information to be placed on a scanner backplane 45 control of the backcard scanner controller 30. 
bus 32. The backplane bus 32 collects information from During the write and read operations any illegal or 
sixteen backplane cards under control of the slave scan- error conditions are fed back to the computer by means 
ner controller 30. of the validity logic and other validity checking cir- 
A programmable buffer interface card 34 can option- cults. 
ally be used (interchangeable with any of the buffer 50 In order to ensure that all data is transmitted cor- 
access cards 22) to communicate with external devices rectly between computers. an error correcting code is 
not requiring the capacity or  speed of buffer access card used in conjunction with the data and the address and it 
22. is used to correct any error that is picked up by the 
Once the information is placed on the backplane bus system. 
32 by the scanner, a series of address validity checks are 5 5  One of the advantages of the system constructed in 
performed by an address validity logic circuit 36 for accordance with the present invention is the ability of 
ensuring that the data is being written in the proper one or more of the many computers to interrupt the 
location in the buffer. The address validity logic circuit operation of another computer and vice versa when a 
36 may be any suitable conventional address validity high priority message has been despoited in the buffer 
logic circuit. 
After the address information that has been placed in Referring now to FIG. 3 of the drawings, there is 
the backplane bus 32 satisfies the validity check, the illustrated in block diagram form the stack control logic 
transaction is then continued by access multiplexer 38. circuit 46. 
In this particular system, there are up to four such mul- The informatior. corning into the stack controller 46 
tiplexers 38. Each of the multiplexers 38 is connected to 65 comes in over lead 4 k  from the memory address bus 
a respective master scanner 40. The master scanner 40 42. This information is fed into a thirtytwo bit address 
sequentially gates the address information from the and ECC register 56 and is temporarily stored awaiting 
multiplexers 38 onto a memory address bus 42 and data a timing and control signal from the timer and control- 
60 for that computer. 
5 
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ler 58. It is subsequently error checked by upper and 
lower byte e m r  control code logic circuits 60 and 62. 
If the information contains no error or a correctable 
error, the process continues. If it has no error, it is fed to 
a stack operation detector 64 which compares the signal 5 
with a preset stack limit. If the comparison indicates 
that the operation in process is a stack operation and 
that the address should be modified, then selected ad- 
dress bits are gated through a multiplexer 66, a decoder 
68 to a preselected stack pointer card 50 through one of 10 
the line drivers 53. One of the particular stack pointer 
cards is illustrated in more detail in FIG. 4. 
If it is not a stack operation, nothing further happens 
in the logic circuit illustrated in FIG. 3. If it is a stack 
operation, then further processing takes place in the I5 
stack card illustrated in FIG. 4. There are eight stack 
cards connected to appropriate output drivers 53. Each 
stack card contains up to eight stacks, one for a respec- 
tive computer. The proper stack is selected by selected 
address bits contained in the address bus 42 which are 20 
processed in conjunction with decoders 68 and 70. A 
stack, upon being selected, provides an output from 
either a write counter 72 or a read counter 74 depending 
on whether a read or write operation is in progress. The 
output is provided through tristate drivers 76 and bus 78 25 
to another tristate driver 80. The output of the tristate 
driver 80 is, in turn, connected to the address modifier 
bus 52 such as illustrated in FIG. 2A. 
The output of the counters 72 and 74 are compared 
by comparator 82 and when they are equal, such consti- 30 
tutes no interrupt. A difference between the write 
counter 72 and the read counter 74 constitutes the num- 
ber of interrupts pending for that computer. The inter- 
rupt signal is routed back through lead 84 to a respec- 
tive computer to interrupt it. Every stack write opera- 35 
tion will increment the write counter by one and every 
stack read operation will increment the read counter by 
one. Therefore, when the read counter 74 is equal to the 
write counter 72, all interrupts have been serviced. 
interrupts to be outstanding for each connected CPU. 
The vectors for servicing these interrupts are stored in 
thirty-one memory locations in memory 48. The count- 
ers 72 and 74 provide the least significant five bits of the 
address routed into the memory card 48 by means of the 45 
tristate driver over bus 52. The stack card number 7 
illustrated in FIG. 4, operates in the identical manner as 
stack card number zero which was just previously de- 
scribed and the same reference characters are used for 
the components thereof with a suffix "a" applied 50 
thereto. It is to be understood that there are a total of 
eight stack pointers on each individual stack card. As 
previously mentioned, the decoder 70 selects the partic- 
ular stack pointer that is to be used in the above opera- 
tion. If there are more than thirty-one interrupt signals 55 
for any one CPU, an overflow signal is produced on 
output lead 86 of the comparator and overflow detec- 
tor. This signal, in turn, is routed to the interrupt re- 
questing computer advising that stack number zero 
cannot accept any more interrupt signals. 
To ensure error-free transmission of the data on bus 
78, it is combined with an errorcorrecting code pro- 
duced by error-correcting code generator 88 for being 
transmitted back to the memory card 48 by means of 
bus 52. A clock 90 is used for synchronizing the opera- 65 
tion of the various counters and components shown in 
FIG. 4. Similarly, a read-write signal identified by box 
91 which is produced elsewhere in the circuit, is used 
The five bit counter 72 allows as many as thirty-one 40 
60 
6 
for selecting which one of the rend-write counters 72 or  
74 that is to be selected. The read-write signal is derived 
from the original computer upon making the read or 
write request or command. 
Refemng now to FIG. 5, there is illustrated in more 
detail, the memory card generally designated by the 
reference character 48. Each of the memory cards 48 
consists essentially of a one bit by sixty-four thousand 
bi-polar read/write memory 92 and associated address 
and control logic. Data to be written into the memory is 
fed in on lead 44 through temporary storage flip-flops 
generally designated by the reference character 96, and 
is then routed over lead 98 to the memory 92. The 
purpose of the temporary storage flip-flop 96 is to syn- 
chronize the data and address arriving on memory ad- 
dress bus 42 or data address bus #. Such is a conven- 
tional method of synchronozing the input of signals. 
The address indicating where the data is to be written 
or stored in the memory 92, is received from the mem- 
ory address bus 42 normally; however, when there is a 
stack operation, part of the address arrives from address 
modifier bus 52 and substitutes for some of the data 
normally arriving from address bus 42. This is accom- 
plished by a multiplexer 100 which selects the informa- 
tion coming from address modifier bus 52 whenever 
there is a stack operation being performed. 
Subsequently, the address passed through the multi- 
plexer 100 is checked and corrected if necessary by the 
upper address byte logic circuit 102 and lower address 
byte logic circuit 104. If correct, or correctable, the 
address is then stored in the memory address register 
106 to be used for writing the data coming from data 
memory bus 44 into the appropriate location within 
storage member 92. 
During the read operation, address is processed in the 
same manner as the write operation; however, the data 
is now read from the memory 92 rather than written 
into the memory 92 and is fed out from the memory 
over lead 108 through OR-gate 110, data latch 112 to 
read data bus 54. It is subsequently routed back to the 
appropriate computer as previously described. 
Temporary storage registers 114 and 116 are inter- 
posed betweem address bus 42 and the upper address 
byte logic circuit 102 and lower address byte logic 
circuit 104 for aiding in synchronizing the flow of infor- 
mation through the circuit. Upon encountering a non- 
correctable address error as detected by the logic cir- 
cuits 102 and 104, an error signal is produced by error 
logic circuits 118 which inhibits memory write opera- 
tion and prevents incorrect address locations from 
being written into the memory 92. This is controlled by 
the logic circuit 120. 
While a preferred embodiment of the invention has 
been described using specific terms, such description is 
for illustrative purposes only, and it is to be understood 
that changes and variations may be made without de- 
parting from the spirit or scope of the following claims. 
What is claimed is: 
1. A system for providing communication between 
computers and a plurality of memory storage cards 
according to the address signals supplied with informa- 
tion coming from the computers, said system compris- 
ing: 
(a) a plurality of register file means each provided for 
storing information coming from a respective com- 
puter; 
(b) a backplane bus connected to each of said register 
file means; 
7 
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a 
(c) a scanner means for reading out said information 
stored in said register file means in a predetermined 
sequence and temporarily storing said information 
in a respective backplane bus; 
(d) a multiplexer connected to each backplane bus for 5 
receiving information from a respective backplane 
bus; 
(e) a memory address bus connected to said plurality 
of memory storage cards; 
(0 a memory data bus; 
(g) a master scanner means for scanning said multi- 
plexers and sequentially gating said information 
from said multiplexers to said memory address bus 
and said memory data bus; 
said memory address bus for checking said infor- 
mation stored in said memory address bus and de- 
termining if said information contains any prede- 
tined interrupt vectors, said stack control logic 
circuit means writing said information stored on 20 
said memory data bus in said memory cards when 
no interrupt vectors are present said stack control 
logic circuit means comprising 
(h)(I) an address register connected to said memory 
address bus for temporarily storing said informa- 25 
tion coming from said memory address bus; 
register against an upper and lower error control 
code; and 
(hX3) a stack pointer card means connected to said 
error checking circuit means for storing said data 
information on said memory data bus into said 
memory cards at the address on said memory ad- 
dress bus when no error is indicated by said error 
checking circuit. 
2. The system as set forth in claim 1 further compris- 
(a) an address validity logic circuit means connected 
to said backplane bus for checking the address of 
said information stored therein. 
3. The system as set forth in claim 1 wherein said 
(h) a stack control logic circuit means connected to I5 stack pointer card means comprises: 
(a) means for generating interrupt signals; 
(b) a write counter; 
(c) a read counter; 
(d) means for comparing an output from said write 
counter with an output from said read counter for 
determining the number of interrupt signals pend- 
ing for one of said computers, and 
(e) an interrupt counter means connected to said 
means for comparing for generating a signal that is 
fed back to said one of said computers when said 
stack pointer cards means cannot accept any more 
interrupt signals. 
10 ing: 
(h)(2) an error checking circuit means for comparing 
said information temporarily stored in said address * * * I *  
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